

#### **SIES Graduate School of Technology**

#### DepartmentOfElectronics and Telecommunication Engineering

## Workshop on Digital System Design on FPGA Using Verilog

## 1<sup>st</sup> January 2024 to 6<sup>th</sup> January 2024 Clickheretoregister

Since their introduction in the 1985, field programmable gate arrays (FPGAs) have become increasingly important to the electronics industry. They have the potential for higher performance and lower power consumption than microprocessors and compared with ASICs, offer lower non-recurrent engineering (NRE) costs, reduced development time, easier debugging and reduced risk. Since modern FPGAs can meet many of the performance requirements of ASICs, they are being increasingly used in their place. The aim of workshop is to provide a platform for students to learn, design and implement digital system on FPGA using Verilog/VHDL.

In this course students will learn Basics of FPGA Board, FPGA Programming using Verilog.

#### **AboutInstructors:**

This course will be taught by a team of expert from SIESGSTfaculty-Electronics and TelecommunicationDepartment, along with some Industry Experts.

#### **IndustryExpert:**

Suraj Shetty, Samsung semiconductor India Research( SSIR), Senior Engineer, Design verification

#### **Faculty Members:**

- 1. Prof. Dr. Preeti Hemnani
- 2. Prof. Pranavi Nikam

## **CourseObjectives:**

- To undersatnd FPGA and HDL language
- To understand design of combinational circuit using verilog
- To understand design of sequential circuit using verilog
- To understand Test bench and simulation uisng different tools
- To understand Finite state mahine design using verilog
- To undersatnd FPGA and HDL language

- Implement Verilog design using EDA and xilink platform
- Implement combinational circuits using Verilog
- Implement sequential circuits using Verilog
- Implement FSM using Verilog
- Implement hamming code , error detetction and correction using verilog

### **CourseContent:**

Module	Contents	Hours
1.	<ul><li>1.1 Introduction to basics of FPGA</li><li>1.2 Introduction to Verilog coding: Data types , Constant, Parameters, Wires , Registers , operators</li></ul>	4hrs
2.	<ul> <li>2.1 Continues and Procedural assignment statement</li> <li>2.2 Different Modeling style : Gate level, Structural level, Behavioral Level</li> <li>2.3 Programming based on different modeling style</li> <li>2.4 Xilink software introduction</li> </ul>	7hrs
3.	3.1: Implementation of combinational circuits on FPGA: Half adder, Full adder, Multiplexer, Decoder	6hrs
4	4.1 : Implementation of sequential circuits on FPGA Flip Flop, Asynchronous counter, Synchronous counter, Mod counter, Sequence detector	8 hrs
5	5.1 : FSM design 5.2: FSM implementation on FPGA	2hrs 6 hrs
6	Hamming code, Error detetction and correction using verilog on FPGA	6 Hrs
7	Designing of Projects .	15hrs

## **Assessment:**

- 1. Module wise assignments and quizzes will be taken.
- 2. Mini Projects will be assigned in a group of 4 students.

CourseCoordinators: Dr. Preeti Hemnani

preetih@sies.edu.i

<u>n</u>

8169215360

Pranavi Nikam pranavim@sies.edu.in

9870201503





## SIES Graduate School of Technology

Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706

# 

# Digital System Design on FPGA using Verilog (1/1/2024 to 6/1/2024)

Event Information					
Event Type: Student Development program with Intenship					
Event title: Digital System Design on FPGA using Verilog					
Resource Person: Dr.Preeti Hemnani , Prof. Pranavi Nikam					
Event date:1/1/2024 to 6/1/2024					
Organized for:Selent Faculty					
Organizedby Department : Electronics & Telecommunication Engineering					
Target audience :TE students Branch: EXTC					
Number of students registered:40					
Number of students joined on first day:29					
Number of students completed the course:29					
Number of students completed the internship projects:29					
Attachments: 1. List of students with internship Projects completed by the students					
2. Attendance report					
3. Feedback					

#### 4. Certificate, Photographs (in JPEG/PNG)

## **Event Description**

EXTC department faculties have conducted 15 days student development program followed by internship, "FPGA Design using Verilog". Program was conducted by Prof. Pranavi Nikam and Prof. Dr. Preeti Hemnani.

Objective of the workshop was to bridge the gap between industry requirements and academic.

18 students attended the course and successfully developed and submitted project individually.

Students completed their projects during online internship by SIESGST.

Prof. Sagar Mhatre from K. J somaiya Institute of Engineering, Sion has conducted one day hands on session on PYNQ Board.

Certificates were given to students on successful completion and presentation of developed applications. Feedback was collected and overall feedback shows students were satisfied with content.

#### 1. List of Students:

		Class- Department	
		(e.g. SE-	project title
Sr.No	Student name	ECS)	project title
			CAR PARKING SLOT SYSTEM using
			FPGA
1	Raj Vaity	TE-EXTC	
			CAR PARKING SLOT SYSTEM using
			FPGA
2	Rushikesh Sawant	TE-EXTC	
			CAR PARKING SLOT SYSTEM using
			FPGA
3	Rahul Ganoliya	TE-EXTC	
			CAR PARKING SLOT SYSTEM using
			FPGA
4	Arghya Das	TE-EXTC	
			Design 2 bit carry look ahead adder using
			FPGA
5	Shivani Barge	TE-EXTC	

			Design 2 bit carry look ahead adder using
6	Chirag Rane	TE-EXTC	FPGA
7	Advaith Varma	TE-EXTC	Traffic Light Controller using FPGA
8	Shubham Jadhav	TE-EXTC	Traffic Light Controller using FPGA
	Ondonam dadnav	TL-EXIO	Precision Demultiplexing: Building a 4-
9	Sumit Gaikwad	TE-EXTC	Channel Breakdown System
			Precision Demultiplexing: Building a 4- Channel Breakdown System
10	Mahesh Jadhav	TE-EXTC	ŕ
11	Rahul Mahadik	TE-EXTC	Precision Demultiplexing: Building a 4- Channel Breakdown System
		TL-LXTC	Coffee Vending Machine using FPGA
12	Rushikesh patil	TE-EXTC	0 "
13	Shravani Indalkar	TE-EXTC	Coffee Vending Machine using FPGA
14	Bhakti Bhanushali	TE-EXTC	Coffee Vending Machine using FPGA
15	Jeevitha Gowda	TE-EXTC	Coffee Vending Machine using FPGA
16	Aditi Kurhekar	TE-EXTC	Pulse width modulation using FPGA
17	Tanmay Deshmukh	TE-EXTC	Pulse width modulation using FPGA
18	Chetana Sudam Dhongade	TE-EXTC	Pulse width modulation using FPGA
19	Sharvari Kulkarni	TE-EXTC	Pulse width modulation using FPGA
20	Aakash Bolla	TE-EXTC	Voting Machine using FPGA
21	Sameehan Joshi	TE-EXTC	Voting Machine using FPGA
22	Aditya Raul	TE-EXTC	Voting Machine using FPGA
23	Aditya Umesh	TE-EXTC	Voting Machine using FPGA
24	Tejas Thakur	TE-EXTC	Pulse width modulation using FPGA
25	Anand Konar	TE-EXTC	Pulse width modulation using FPGA
26	Sumit Satish Yadav	TE-EXTC	Pulse width modulation using FPGA
27	Adinath Kulkarni	TE-EXTC	Pulse width modulation using FPGA

28	Satyam Arun Shukla	TE-EXTC	Programmable digital delay timer
29	Shreyoshi Roy	TE-EXTC	Programmable digital delay timer


## 2. Attendance report:

_		SIES GRADUATE	SCHOOL	OF TECHNOL	nev				
		DEPARTMENT O	FELCTR	ONICE P. TELL	COMMUNIC	ATION			
_	Title : D	ligital system design on FPG/	using V	crilog	COMMONIC	AHON			
250		Attendance			1			1	Project Prese
710	ROINO	Name of studenti 's	Branch	DAV. BRIDGE	DAY2			The second second	Day 6
_			annual of the	01-01-2024	THE RESIDENCE PROPERTY.	Day 3 03-01-2024		THE RESERVE THE PERSON NAMED IN COLUMN	13-01-2024
	121A2033		EXTC	Fried		-	FIX 12	( WW	Janu
	122A2042		EXTC	- acre-	Farry	FUND	FINAN-	CALL	A. C.
_	122A2050	Shravani Kailas Thange	EXTC						
-	122A2009	Bhakti Bhanushali	Extc	Bentar	Broto	Wrot-	12 01-	200	(Contract)
_	122A2018	Jeevitha Gowda	EXTC	Tint.	their .	E A	1	1	Set . To
_	121A2007	Shivani Barge	EXTC	targe	Fort	- Family	Thron	J.M.	and l
$\overline{}$	121A2037	Chirag Rane	EXTC	0	A	1	- Jane	Town	100
	122A2030		EXTC		CI -	14	- Cu-	0	Col
	122A2051	Shravani lalasaheb Indali	EXTC	Thalkar	Todalker	- N. II.	SE 1-11	-0.0	Endalean
	222A2063	Rahul Ramesh Ganoliya	EXTC	11 da	to the same	Indalker	Tralker	Theodhave	- Date
	121A2026		EXTC	Montolo	Burketo	(Burtheter	lace	Con	4
	222A2064		EXTC	Xes	Xco		Marinexa	Frithis	Daniel
	122A8022	The state of the s	AIDS		100	Kest	Ties .	Xon	100
4	121A2011	Tanmay Deshmukh	EXTC	-50	<10>	Co	-	-	0
	121A2014	Chetana Sudam Dhongad	EXTC	(a) 7.	45.		2		1
6	121A2039	Prasad Reshim	Extc	Pur		40.	C40.	Cap.	1 OF
7	121A2003	Advaith Varma	EXTC	CARE	PAN	Par	Pn1	W	-
	121A2019		Extc	give	NVO.	CAR!	ART.	OBY.	-cc/
9	121A2025	Sharvari Kulkarni	EXTC	SER	SER	Spi	800	Shirt	Shing
0	122A1010	Aditya Pillai	CE	arcts	SL	54	VEL	344	+ 314
1 :	121A2008	Sai Bhor	Extc					-	
2 2	222A2C65	Rushikesh Sawant	EXTC	Ba. Asa		-		Land Control	
3 2	222A2054	Arghya Das			the same	A.A.	2.	86	W
		Aakash Bolla	Extc EXTC	000	O V	Drx,	on,	O.X	2 .
		Sameehan Joshi		(ye)con	deven	(deif and	JOX-CUL	- Chrycust	1 Ava
		Aditya Raul	EXTC	du on	0	Spr)03/2	Nas (mg	de lap	(AB)
		Aditya Umesh	EXTC	David	Doub	Daw	David	Mant	(0)00
1 1			EXTC		Acop	Actor	A	Action	- Clark
-		Sukanya Kailas Pawar	Extc					1102	Adres
+		Saket	EXTC		e sees en en en en				
-	21A2015		EXTC	Sum!	Sumit	Siemi	SHEMIL		1
-			EXTC	1	0/-	(1) -	1/9)	Sumi	Kumi
-		Anand Konar	EXTC	oberd.	amount -	Mand =	1	11	
-	21A2027	Rahul Ananda Mahadik	EXTC	121	CIDAN	1	grand.	Anna	day.
2			Extc	- Charles	+ OWN)	Som	(Kahu)	- (	Mark
1	22A2056	-	EXTC			-		31	A Section of
1			EXTC	Constant	Con la c	-			
-				makesh	mahesh	mohes	1 (make st	nation )	1 maters
-		A 11	EXTC	c4s				-	- Must
			Extc	QA-		W	100	04>	- AB-
1		1	EXTC	Your	Satisface	2300	2 THEY	2 Augus	-
14	ZIAZU4/ S	Shreyoshi Roy	EXTC	Shoule.	Marke	(A6)	1000	10	


## 3. Feedback

Id	Name	Are you able to	Are you	Content	How	Effectiven	Satisfacti	Any other suggestion
Iu	Ivallie	understand	able to	Delivery by	relevant		on in	or Your views about
		Sequential	understand		you think it	ess of 3DF	general	SDP
		circuit	FSM	эреакегэ	was for		general	
V	_	execution?	execution •	_	your futu		<b>~</b>	-
1	JEEVITHA GOWDA		5	5	5	4	4	
	Sharvari Kulkarni		4	5	5	5	5	The SDP can be for
			•					more than a week for
								better understanding
2								and practice.
	RAJ VAITY	5	5	5	5	5	5	Very interesting
3								session
4	Shivani Barge	4	3	4	4	4	4	No comments
5	Chirag Rane	4	4	3	4	4	4	No comments
	Aditi Kurhekar	4	4	4	4	4	4	It was a wonderful
								session. Each and
								every concept was
								taught with very much
- 6								clarity
	RAHUL GANOLIYA	5	5	5	5	5	5	It was one of the best
								sdp with one of the
7					_			best teaching faculty
8	BHAKTI BHANUSH	14	4	4	4	4	4	No. Suggestions
9	Advait Varma	4	4	4	4	4	4	It was a very
								interactive session and
								got to learn about
								many things in
								FPGAwhich can be
								used in near future
			_	5	3	2	3	no
				5	5	5	5	
	Tanmay Deshmuk			5	5	5	5	No suggestions
	SHRAVANI INDALI			5	4	4	4	
	Aditya Raul	5	4	4	4	4	4	Links for the resources
								to learn about the
								same should have
14			-		-		-	been provided.
	Shubham Jadhav	4	5	4	5	4	5	It was a great
								experience and
4.5								learning opportunity
15	Aakash Bolla	4	4	1	4	4	4	for us.
	photographyclub !	•		4 5	4	4 5	5	Thank you! learned
17	photographyclub		•	,	7	,	,	alot.
	Satyam Shukla	5	5	5	5	5	5	It was amazing!
-				5	5	5	5	-
	Chetana Dhongad			5	5	4	4	The SDP was helpful in
	Chetana Difoligat	7	-	,	,	7	-	understanding the
								basics of verilog
20								programming.
	Sumit Gaikwad	4	4	4	4	5	4	No .
21	Janni Janwau	1	-	-	-	_	-	110

## 4. Certificate, Photographs (in JPEG/PNG):







## Quiz Result:

3. **Operator which precedes the operand** (1 point) 69% of respondents (11 of 16) answered this question correctly.

More Details	্র্ট Insights	
Unary	11 🗸	
Binary	3	
Ternary	0	
None	2	

#### 4. What is the time period of clock #10 clock = ~clock (1 point)

31% of respondents (5 of 16) answered this question correctly.

#### **More Details**




\_\_\_\_\_20

5

5

10 5 ✓

10



#### 5. #40 \$finish indicates (1 point)

69% of respondents (11 of 16) answered this question correctly.

More Details



end of simulation time

end of simulation at 40 time units 11

suspend simulation at 40 time u... 2

None



## 6. What are the possible values of == operator (1 point)

31% of respondents (5 of 16) answered this question correctly.

#### **More Details**

0,1

• •


0,1,x

9

0

2

5 🗸



## Certificate: